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Introduction
Transmission electron microscopy (TEM)
studies on semiconduct ing materials and devices are
made with two types of sample configurations:
planview sections parallel to the samp le surface and vertical
sections orthogonal to the samp le surface (Fig. 1).
Vertical sections are usually used for studies requiring
information on depth distribution of features such as
defects or device layers, while plan-view sections are
particul a rly useful for studies of homogeneously
distributed features of bulk materials and of interface
structure.
A more precise description of the types of
studies requiring vertical and plan-view sections can be
made by first recognizing four major categories that
comprise the field of TEM studies of electronic
materials.
One is the study of the configuration of
device features of layers ; these studies are usually made
in conjunction with a process development or device
failure
a na lysis
program .
Studies
of
feature
configuration
such as step coverage,
dielectricsemiconductor
interface texture , shorts , etching and

This paper surveys the application
of
transm1ss10n
electron
microscopy
(TEM)
to
semiconductor
materials and device technology.
A
broad
spectrum
of TEM
studies
requires
the
preparation
of either plan-view or vertical sections;
these sec tion s a re made using mechanical abrasion,
chemical etching or ion milling or a combination of
these
procedures.
A survey
is then given of
applications of TEM to four classes of studies of
semiconductor materials and devices: the configuration
of device features, crystallographic defects, lattice and
atomic resolution imaging , and the analysis of phase
a nd chemical composition.
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Two types of sam ple configurations
used for
TEM
study,
indicating
the
types
of
semico nductor
materials
and device studies
usually made with each sample.
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50 - I00µm th at is thin enough for most TEM studies.
The voltage can be lowered to 2kV during the last
stage of ion milling in order to help rem ove surface
da mage. 34 A la rge number of sa mples can be ion milled
at one time by following a procedure similar to that
desc ribed in Section 2.3.3 of Reference 25, a nd shown
in Fig. 3, thu s avoiding the "slow turn- aro und time"
reputation
which
sometimes
characterizes
TEM
laboratorie s.
A novel method for preparing cross-section
sam ples quickly, but at random sites across a surface ,
involves depo sit ion of colloidal sphere s on the surface
followe d
by
ion
etc hing .6 The
sphere s
are
electrostatically
bonded
to the surface .
When
polystyrene la te x spheres are used, the differential etch
rates betwe en the spheres an d a Si/Ge superlattice
su bstra te is I :6 in a CC1 4 ion bea m, a nd by choosing
small diameter sphere s, several hundred thin crosssect ion sa mple s can be prep a red from one surfac e
within one-h a lf hour. 7
A useful chemical etch for silicon is a 3:3:5
mixture of ace tic ac id, HF and HNO 3 . 3 A number of
different etches a re reported for 111-Y compound s:
lnP , GaAs, lnG aAs P and GaAlAs are etc hed in a
solution of Br 2 in methanol. lnP (but not InGaAsP)
can be etc hed in a 1:1 solution of HC l a nd H 3 PO 4 , 33
1:10 HF in HBr, or HF a lone. 46 GaAs ca n be etc hed in
1: 10 NH 4OH in H 2O 2 . 31 Although a nodic thinning
(anodic ox idatio n followed by oxide strip) has been

ma sk misalignment errors are usually made by TEM
examination
of thin cross-sections
through device
structures
rather
than examin a tion of plan-view
sections. A second category is the study of defect
structures , such as these produced during crystal
growth, implantation , oxidation or other thermal
tre atment. Bulk defects are usually studied with planview sections , while defects associated with an interface
or surface require a cross-section for examination
beca use of the changing character of these defects with
depth . Lattice or a tomic resolution imaging is a third
catego ry of st udy , a nd require s cross-section samples
since th ese studies are usuall y made at a n interface
which run s parallel to the surface . The fina l category
is phase composition a nd structure a nalysis, made with
x-ray emission spectroscopy (XES) a nd electron energy
loss spectros copy (EELS), and electron diffr ac tion ,
respect ively; both types of sam ples a re used for these
st udie s.
The next section of this paper covers
instrumental aspects of TEM that relate to electronic
materials studie s, a nd consists of three part s: samp le
prep aratio n, stru ctural and chemical analysis, and
latt ice imagi ng . The application of TEM to the four
classes of sem icond uct or technology materials problem s
is desc rib ed in the third sect ion .
Instrumental

Samp le Preparation
An esse nti a l difference
between crosssec tion TEM st udi es of semico ndu ctor devices a nd
studie s of bulk ma terial s is, in th e former case, the
conce ntr ation of essential features in the top I - 2µm
of a 250 - 5 10µm sam ple. Cross-sec tion sample
prep a ra tion method s have to address this problem .
Bot h chem ica l an d ion beam etchin g have been used to
prepare thin ( < 100nm) sections for TEM study.
C hemic a l etching is generally more material-selective
a nd ca n be used for etching of a single phase material
such as a silicon or GaAs substrat e during prep ara tion
of a plan-view samp le, while the preparation of a
cross -section device sam ple by chemica l etching a lone
ofte n leaves regi ons of ma rk ed ly different thickne ss,
depending on th e select ivity. Methods for prep a ring
TEM sa mple s of electronic ma teri a ls a nd device s a re
listed in Table I an d desc ribed below in greater det ail.
Cross-section sa mpl es a re usually prep ared
by a combin ation of mechanic a l a bra sion and ion
milling with a rgon. 10 •25 Ion milling is typically
performed with a 15 ° angle of incidence of the ion
beam to a rotating sample, at 5kY a nd 0.5mA/gun .
Lower power settings are used to pre vent dissoci a tion
of 111-V materi a ls, a nd in addition liquid nitrogen
sam ple cooling is often used for preparation of lnP
sa mples . The l-2µm layer containing device features
can be brought to a n electron-transparent
region of the
sa mple by milling the sample until a hole forms, close
to the device region (see Fig . 2). The wedge-shaped
sample a t the edge of a hole usu a lly crea tes a region of

Table I
TEM Sample Prep a ra tion Method s
Co nfigu ration
Semiconduct or

Sample

,,--~-.. ~ ~~

' Material s

Si

1002

✓

~Pli1n'-c:~0;0

Device s·

View

Section

✓

✓

J

Method
la p, ion mill
i) lap 240-400-500-3µm
ii) ion mill

grit

Si
GaAs

✓
✓

✓
✓

✓
✓

J

lap , chem. polish
i) la p
ii) (Si) 3:3:5 HOAc : HF : HN0 3
(GaAs) 0 .5% Br 2/MeO H

GaAs

✓

✓

✓

J

lap, chem . polish, ion mill
i) la p
ii) polish 2% Br 2/ MeOH
iii) ion mill

111-V

✓

✓

✓

J

chemic a l thinning 4
i) 2% Br 2 MeOH
ii) 0.5% Br 2MeO H or
selective etch (pla n view)

111-V

✓

✓

J

anod ization
i) form 700nm oxide
ii) strip oxide
iii) repe at

111-V, Si

J

J

lith ograp hic 6
i) deposit co lloida l ma sks
ii) ion etch

✓
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proposed as a sample preparation technique for GaAs,
lnP and Ge, 47 its use has not been widespread.
The brittle nature of lnP and GaAs makes
these materials unusually difficult to handle. Bonding
a molybdenum grid to a sample for reinforcement helps
to solve this problem. 4 Silicon, being less brittle, can be
conveniently
handled
with
a 3.0 mm-diameter
molybdenum ring. 25
For some TEM studies the location of the
cross-section slice in the original device sample is not
particularly
critical.
Studies of the oxide/silicon
interface, the bulk defect structure of epitaxial layers,
and the grain structure
of aluminum
are three
examples of studies that do not usually require the
precise location of the cross-section on the original
device, since these features are present in almost any
cross-section sample made at random. Other studies,
though , require the capture of specific morphological
features (such as a metallization-substrate
contact or
polysilicon passing over a field oxide edge) in an
electron-transparent
region of the sample . This is
generally difficult to accomplish and adds enormously
to the time needed to prepare a proper sample, since a
number of cross-sections, made in the "wrong" place,
have to be discarded before a proper sample is made .
This problem is avoided by use of a "TEM test pattern"
as described in Fig. 4.
The assumption basic to the use of a TEM
test pattern is that all appearances of a particular
morphological feature on a device wafer are identical.
For example , all contacts of a top-level metallization to
the substrate (in a given wafer) are expected to have
the same characteristics and any problem such as the
presence of an interfacial oxide , substrate defects, or an
over-etched window would be exhibited by all contacts
on that wafer. This assumption is not always valid,
since crystallographic anisotrophy as well as processing
differences which show up radically across a wafer can
produce changes in the appearance of a given feature;
however , for most studies the assumption is valid .
The TEM test pattern
is designed to
include all morphologically
distinct features of a
particular technology.
Each feature appears (in one
dimension) over a very short distance, say 1-2µm.
Within a distance usually less than 30µm (29µm in
Fig. 4) all features have appeared once; this "unit cell"
is repeated a number of times over a total distance of
l-2mm.
In the orthogonal distance each feature is
extended to a distance of 1-2mm. It is a relatively
simple matter to cleave or cut a section (parallel to the
"short" direction of the unit cell) that contain a number
of repeat units , and prepare a sample that is suitable
for TEM study from this section. Since an electron
transparent
region (at the edge of a hole) usually
extends a distance of more than SOµm, at least one
repeat unit is captured within this region and TEM
studies of all distinct features can be made within this
repeat unit.
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Figures
2.

Schematic section through a TEM cross-section
sample. The electron transparent
region often
extends a distance of SOµm or more.

3.

Steps in preparation of vertical sections of device
chips . Wafer is cleaved through chips (a)
forming 1.5mm x 3.0mm pieces (b) . These are
epoxy bonded (c), polished to a thickness of
about 40µm (d), cut and bonded to a 3.0mmdiameter Mo ring, and ion milled until a hole
appears (e).

4.

Schematic of a TEM test pattern for silicon
NMOS device technology showing a 29µm repeat
unit. All dimensions are in microns.
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Table 11 summarizes the major problems
which occur during sample preparation.
The first four
problems were discussed above. The last problem
(small size) is particularly
troublesome with lase r
samp les which usually mea sur e 200µm x 20µm or
smaller. Such small samp les are made part of a more
easily handleable "dummy sample" by surroundin g the
sample with shims of the same material and simi lar
thickness, and epoxy bonding the assemb le to appear as
one unit .

Table II
TEM

Samp le Prepar at ion Problem s & So luti ons
Type of
Sample

Problem

Solution

brittleness

111-V
Si

Mo reinforcement grid
Mo reinforcement ring

indium drop forma tion
during ion milling

ln P

low T , slow mill

difficulty in locating
desired device feature

VLSI circuits

use TEM test pattern

slow "turn-around " time

vertical sect ions

small size

laser (200 x 200 x lOµm)

multiple-sample
preparation
imbed in "frame"

Structural and Chem ical Analysis
A number of structu ral parameters (lattice
parameter, strain, film thickness, orientation, crystal
symmetry)
as well as information
on chemical
compositio n, can be determined
by using various
configurations and accesso rie s of the modern TEM
instrument.
Since none of these applications offers
restnct1ons
or advantages
which are specific to
semiconductor materials , only a few general comments
are made regarding them .

FIGURE 5

2 a:

Electron Diffractio n
Conventional
electron diffraction , which
uses a parallel electron beam normal to the specimen
surface (Fig. Sa), has been used for many years ,
primarily for identification of unknown phases . When
a structural
phase extends over a large area, cell
parameter measurements can be easily made with an
accuracy of 1%. The smallest area which can be
st udied in thi s way is limited to 0.Sµm by lens spherical
a berr a tion and aperture design. Smaller regions, such
as formed by metal-semiconductor
interdiffusion and
reaction, or small grains within a polycrystalline metal
layer, requi re use of a convergent beam .
Convergent beam electron diffraction wa s
introduced ma ny years ago 19 a nd its modern use has
been described .39·48 When a convergent electron beam
is used for samp le illumination , the diffraction spots
become bro ade ned into discs at the back focal plan of
the objective lens (Fig. Sb). Each disc contains a n
image of the field irradiated by the beam, which can be
made as small as the beam diameter at the point of
intersection with the sample ( < 10nm). The array of
diffraction discs can include discs from higher order
Laue zones, thus giving information on the threedimensional structure of the crystal.
In addition to
providing identification of unknown phases , convergent
beam diffraction a lso provides inform a tion on specimen
orientation , strain field, lattice parameter changes and
crystal symmetry.

al
5.

bl

Illustration
of convention al
(selected
electron diffraction
(a) and convergent
electron diffraction (b).

area)
beam

sensitiv ity limit for detection of nitrogen in a silicon
matrix give a concentration limit of about 0.1 a tom %.
At a minimum detectable mass limit of 2.5 x 106
atoms (carbon in a silicon matrix 23) and a sa mple of
I 00nm thickness, a beam diameter
of 800nm is
required. Thus, as is always the case with chemical
microana lysis , there is a trade-off between sensit ivity
and spatial resolution .
Two major problems for the application of
EELS to chemical microanalysis
of semiconductor
materials a re the need for very thin samples (to avoid
multiple sca ttering events) and chemica l interference
from absorbed gases. For example, it is difficult to
analyze for the presence of oxygen or carbon in lnP
when both surfaces of the TEM samp le are covered
wit h contaminating layers that conta in these eleme nts .
A na lysis of x-ray emission spectra serves as
the basis for x-ray emission spectroscopy (XES) a nd is
frequently
used
for microanalysis
in a TEM
instrument.
The sensit ivity limit for detection of
nitrogen under typical operati ng conditions is abo ut
2 x I 0 4 a toms an d a minimum mass fraction of 0.6 at
% (ref. 48 , p. 83). With a I 00nm-thick sa mple , a
beam diameter of 30nm is req uired for detection of
nitrogen at these limit s. This a nalytical method is
discussed in ref. 48, pp. 55-90 an d in num erous places

Chemical Ana lysis
Electron beam interaction with a sample
volume can produce inner shell ionization yie ldin g, in
turn , electron transitions resulting in x-ray emission.
The process whereby an incident beam transfers energy
to an inner shell ionization has been used as the basis
for the ana lytic a l procedure of electro n energy loss
spectroscopy (EELS) an d has been desc ribed by Joy
and New bur y 16 a nd ot her s (of pp. 9 1-116 of reference
39). EELS is particularly usefu l for a na lysis of light
eleme nt s. 15 Experimenta l
measurements
of
the
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Materials

determining the morphology of oxides, metallization,
vertical contacts between layers, and other features
formed by VLSI processing. All mask sets used to
fabricate devices and experimental wafers in these
studies contained TEM test patterns in four locations,
and it was only through the use of test patterns that
useful information could be fed back to processors and
experimentalists within 2 - 3 days.
TEM studies also have been made of the
shapes of oxide walls, 24 •38 the configuration of the
polysilicon/oxide interface, 3•13•26 and the morphology
and grain structure of various metallizations. 18•2 ,45
Most TEM/STEM
studies of integrated
circuits have been based on silicon technology, and
studies of devices based on 111-V materials are
expected to grow as 111-V integrated circuit technology
assumes greater importance.
Defects
A number of exciting studies have been
made by using TEM to characterize defects in silicon
and in 111-V materials and devices. Early work on
TEM analysis of dark line defects (DLDs) in
GaAlAs/GaAs
double heterostructure
lasers 32 was
followed by a number of additional publications on that
material,
and
more
recent
TEM
studies
of
InGaAsP/TnP lasers reflect a current interest in longer
wavelength laser technology.
Dislocation slip was
found to occur in optically degraded InGaAsP laser
material. 22 Further studies showed that dislocation slip
motion parallel
to a laser stripe causes rapid
degradation,
while
slow
dislocation
climb
(10- 11 cm sec- 1) is less important as a degradation
mechanisms in stressed quarternary
lasers . 14•44 Slip
dislocations are thought to originate from the stress
induced by metallization contact to the p-layer. 14 Dark

the book by Hren, Goldstein and Joy (see reference
23).
Lattice and Atomic Structure Imaging
High resolution images can be obtained
which reveal the lattice planes or atomic structure of
crystalline materials. The (220) and (I 11) planes of
GaAs, lnP, and silicon can be imaged if the line-to-line
resolution of the instrument is better than 1.9A.
Careful study on the proper specimens can also display
the open atomic channels in these structures, revealing
the atomic structure.
The principles of lattice
parameter
and
atomic
structure
imaging
of
semiconductor materials are the same as for nonsemiconductor
materials,
and
are described
IO
references 48 and 41 and in other literature.
IO

Semiconductor Material Studies
As described
above, TEM studies of
semiconductor materials and devices can be grouped
into four major categories: studies of the configuration
of device features or layers, studies of defect structure,
lattice or atomic resolution imaging, and phase or
chemical composition analyses. These are not mutually
exclusive; lattice imaging studies, for example, can be
used to reveal information on the presence of atomic
disorder or extended crystallographic defects . Many
studies in the first and fourth categories are made in
conjunction with exploratory development or process
monitor programs, and as such do not reach the
published literature.
Configuration of Device Features
The development of VLSI circuits with
dimensions of I µm and below means that light
microscopy has an increasingly minor role , and even
scanning
electron
microscopy
(on bulk samples)
becomes severely limited as a tool for obtaining
information on the morphology of device features.
Most of the applications of TEM to problems of device
feature morphology are centered around questions
about layer thickness , step-coverage, and shapes of
etched features and junctions. These questions require
spatial resolution better than 0.1 µm, and most problems
can be successfully analyzed with a resolution limit of
0.5 nm.
An early study of silicon microcircuits by
TEM was published by Ham, et al. in 1977 . 10 They
described the preparation of both plan-view and crosssection samples, and the desirability of having a circuit
region of "high periodicity" (anticipating the need for a
TEM test pattern) for the latter. This paper showed
the presence of silicon "horns" at corners of thermally
oxidized silicon, and noted that these sharp corners had
previously escaped detection in SEM studies .
A large number of examples of TEM
studies of MOS VLSI circuits is found in the book by
Marcus and Sheng. 25 These studies were made on
circuit wafers containing TEM test patterns, and
demonstrate
the application of TEM analysis for

spot defects (DSDs) formed in stressed lasers were
found to increase in number with increasing laser
degradation, and analysis showed that they consisted of
platelike
precipitation
and dislocations .46 Similar
studies showed that other "dark defects" originated
from a misfit strain and mechanical damage introduced
during epitaxial growth. 44 TEM studies have also been
applied to the problem of understanding
the high
threshold on these lasers and has revealed a layer of
atomic disorder at the mesa sidewall/epi regrowth
interface that explains high threshold and other data on
laser kakage. 8
A major
source
of raw
data
for
implantation
model studies is TEM analysis of
implanted material. These structural studies are often
made in conjunction with Rutherford backscattering
analysis, which gives information on the chemical
profile and lattice disorder in the implanted region.
Implantation
of ions into semiconductor
crystals produce damage sites. As the ion dose rate is
increased, TEM micrographs show that the damaged
regions created by the individual implanted ions
overlap, eventually creating an amorphous layer. 35 For
silicon at liquid helium temperature a crystalline to
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boundaries when oxidation is carried out in wet 0 2 at
800 • C, and high resolution TEM shows these regions
to be crysta llin e with a fringe periodicity of 0.67nm. 3
Higher temperature
oxidation
shows no oxidat ion
enhancement at grain boundaries. 3·26
Lattice
image
st udi es
of epitaxia lly
deposited silicon over sapphire show that the interface
is fault-free. 34 The absence of misfit dislocations , in
view of the large lattice mismatch between the two
laye rs, is ascribed in part to reconstruction of the top
oxygen layer of the sapphire.
These results are in
slight disagreement with earlier lattice resolution image
studies 2 which showed a transition region of three to
five lattice plan thickness which accommodated
the
misfit.
High resolution studi es of AIGaAs/GaAs
superlattices show unint errupted lattice planes crossing
the interfaces. 30 Vacancy
and interstitial
defects
resulting from As+ implant into silicon are revealed in
atomic resolution TEM stud ies. 20 In these studies,
models of defects are used to generate computed
images which are then compared with experimentally
obtained images. The interface between the heavily
irradiated
amorphous
phase and the single crysta l
silicon lattice is close ly shown in atomic resolution
images from another st ud y; 29 also demonstrated in this
study are regions of small (-1 OA. wide) amorpho us
cascades in the host lattice, and inclusions of crystalline
regions in an amorphous matrix.

amorphize transition occurs at a threshold implantation
energy of 12 eY / atom. Further increases in the dose or
a ri se in the sub strate temperature
result in regions
essen ti a lly free or low in defects due to the anneali ng
out of the radi at ion-ind uced damage .29 Substantially
further increases in dose cause additional defects to
appear.
While many TEM studies have been made
in the l 970's of the damage structure introduced in
silicon as a function of dose, energy, ion species, and
annea l time and temperature , recent work on silicon
has looked at more complex questions
involving
implantation
through oxide layers 37 and implanted
layers treated by rapid thermal anneal (RTA). 36 A
very short (IO - 20 sec) RTA treatment at l l00 °C is
considerably
more success ful in annealing
away
implantation
damage
than
a 30-minute
furnace
an neal. 9 These RT A experiments
demonstrate
the
ability to perform anneal on implanted semiconductors
under conditions that produce very little bulk diffusion,
particularly
when
the
semiconductor
is
preamorphized.9
TEM
studies
of
implantation-induced
defects in III-Y materials are not as extensive as work
with silicon . SiH:i implantation into lnP at a dose of
10 14 ions/cm 2 produce an amorphous layer when the
substrate is at room temperature, but not when the lnP
is held at 200 • C; different kinds of struct ur al defects
are then formed when the samples are subsequently
furnace annealed at 650 • C. 5 The sur face amorphous
layer of GaAs implanted with zn+ or Se+ can be
co nverted to polycrystalline
material, single crysta l
material with defects, or defect-free material by laser
a nnealing, depending on the laser energy used and the
corresponding depth of penetr a tion of the laser melted
region. 12 Redistribution
of Cr in Cr-doped GaAs
follow ing boron implantation was shown to occur by
the gettering action of a layer of GaAs containing Ga
a nd As interstitials displaced by the implantation; the
interstitials coalesce into sma ll cluster sites, rendering
them immobile during a nne aI. 21
Considerable attention has been given lately
to attempts
to grow single crysta l material
over
amorphous surfaces.
A recent paper describes TEM
methods for characterizing the overgrowth of silicon on
oxidized silicon, using an opening in the SiO 2 for
seeding the overgrowt h during silicon deposition. 27 This
study showed that a faulted layer of crystalline silico n
can form, and that the faults are likely the result of
st rai n resulting from differential thermal contraction
during cooling.

Phase and Chemica l Composit ion
High resolution images of cross sections
through super lattices can reveal a distinction between
the layers when the atomic compos iti on or st ructure
factors are suffic iently different. Thus , the phases of a
AIAs-GaAs
superlattice 17 or a AI_2Ga 8 As-A IAs
superlattice 40 are distinguishable while the layers could
not be clearly distinguished in an ear lier study where
the phases were more closely matched in atomic
composition. 30 A superlattice co nsist in~ of amorp hous
Ge and Si layers (repeat distance 27 A) is imaged in
another recent study; 1 the TEM samp le was prepared
by a novel method described ear lier in this paper.
The STEM has recently been app lied to the
st ud y of the phase and chemica l composition of the
spinodally decomposed
InGaAsP quarternary
layer,
which is the act ive region of long wavelength InP
lasers . The quasi-periodic
contrast
seen in TEM
images is consistent with spi nodi al decomposition into
regions
which differ
by I 0- 3 in their
lattice
43
42
parameter.
·
A slightly earlier work st udied the
compositional variations across phase boundaries using
x-ray emission spectroscopy a nd found corresponding
variations in the Ga to As ratio . 11

Lattice and Atomic Resol _uti on Imaging
Most of the TEM latt ice imaging st udie s of
sem ico nductor s have been of heterojunction interface s
with silicon.
Amorphous
SiO 2 over single crystal
si licon contains 30A inclusions of /3-cristobalite near
the interface with a fixed crystallographic
relationship
to the substrate in spi te of an intervening layer of
amorphous oxide. 34 Thermally
oxidized pho sphorus doped polysilicon shows enhanced oxidation at grain

Summary

This paper review s the application
of
transmission
electron microscopy to the st udy of
semico nduct or materials and devices . Techniques for
prep a ring cross-section
samples
of devices were
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described, including use of a special test pattern chip
on semiconductor
device
wafers
which
greatly
facilitates
the application
of TEM
methods
to
semiconductor
processing
problems .
Significant
features were described of the specific application of
electron diffraction , chemical analysis, and lattice and
atomic structure imaging to semiconductor materials.
A survey was then given of the application
of TEM methods to four classes of studies, the
configuration
of device features,
crystallographic
defects, lattice and atomic resolution imaging, and
phase and chemical compositional analyses. It is likely
that the future application of TEM methods will see
growth in all four categories . The push toward smaller
dimensions creates a new class of processing materials
in silicon technology,
and the development
of
optoelectronic integrated circuit technology based on
II 1-V compound semiconductors is only just beginning.
Impro vements in instrument
resolution and in the
modeling and understanding of electron imaging are
expected to encourage the application of TEM methods
to the study of defect structures and to the use of
la ttice and ato mic resolution im agi ng .
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Materials

devi ce fea ture or feature of silicon material (defect s,
for example) that is known to be non-uniformly
distributed through a wafer, then representative TEM
samp les must be made from different areas.
The
situation with III-V materials a nd device s is more
complicated because of the more brittle nature of these
materials, a nd some redund a nc y is needed to cover th e
loss of sa mple s due to break age.
T. J. Shaffner: How important is high voltage (> 300
keV) in the la ttice imaging mode ? While resolution
can be improved , specimen dam age must be kept at a
minimum . What is the current statu s of high voltage
transmission electron microscopy ? How useful do you
think these machines will be in the near future?
Author: The main advantages to high voltage TEM
opera tion are i) greater tr a nsp a rency a nd the ability to
use thicker sa mple s for stud y, ii) improved resolution ,
a nd iii) less a bsorption effects such as contamination,
temperature rise, a nd background noise in EELS a nd
XES spectra. The main d isadva nt age is displace ment
da mage resulting from "knock -on". Values reported for
the energy threshold for displacement damage in silicon
vary from 145 to 173 keV (Cosslett VE (1980).
Radi a tion dam age by electrons with special reference
to th e knock-on proces s, Inst. Ph ys. Co nf. Ser. No . 52
1980 cha pter 5 277-282). Thi s da mage ca n be a severe
problem at bea m energies above 300keV , depending on
the nature of the probl em und er st ud y.

Discussion with Reviewers
D. B. Williams: Heating in excess of 200C can easily
be introduced
during ion beam thinning a nd in
combination with the introduction of vacancies and
interstitials
cou ld result in sub stantia l diffusion
occ urrin g during the specim en thinning process. Do
yo u have a ny evidence that such effects occur and how
do you minimize it ? Is there a ny way to distinguish
ion-be a m thinning defects from ot her (deliberately
introduced) defects ?
T. J. Shaffner: What type s of damage can occur
during sa mpl e preparation a nd how can it be det ected
a nd avoide d ?
Author: The main a rtifact s produced by th e ion milling
of semico nduct ors materi a ls a re the effects of the
disproportionation
of some I I 1-V compoun ds such as
the formation of liquid indium drop s on lnP ca used by
the preferential loss of phosphorus , a nd the formation
of a thin amorp hou s laye r on surfac es such as silicon
(Ray Ca rpenter , Arizona State University, private
communication).
Indium drop formation
can be
avo ided by lower ing the sa mple temperature a nd using
a lower beam power, and th e silicon amorp hous layers
can be etched off the sa mple . Temperature rise is not
a major problem. Experimental measurements showe d
temp erature rises of less th an 50 °C in one case
(Zhdanov GS, Vertsner VN. (1966). The heating of
objects und er an electron beam, Rad iotekhn Elektron ,
1901-1904) a nd less than 150 • C in a nother experiment
(Barber DJ. ( I 970). Thin foils of non-metals made for
electron microscopy by sputter-etching , J . M a t. Sci. 5
1-8 .) .
T. J. Shaffner: What factors influenc e how many
mount s one should prepare and how ma ny micrographs
can be considered with confidence to represent the
ma teri a l or device ?
Author: If a device feature on a silicon chip is to be
studied a nd a TEM test pattern is avai lable , then only
one sa mple is needed (the rate of succe ss at producing
a TEM sa mple of silicon with an experienced operator
is nearly 100%) . If one wishes to study either a silicon
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